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Abstract— In this letter we not only show improvement in the performance but also in the reliability of 30nm thick biaxially 
strained SiGe (20%Ge) channel on Si p-MOSFETs.  Compared to Si channel, strained SiGe channel allows larger hole mobility 
(µh) in the transport direction and alleviates charge flow towards the gate oxide. µh enhancement by 40% in SiGe and 100% in 
Si-cap SiGe is observed compared to the Si hole universal mobility. A ~40% reduction in NBTI degradation, gate leakage and 
flicker noise (1/f) is observed which is attributed to a 4% increase in the hole-oxide barrier height (φ) in SiGe. Similar field 
acceleration factor (Γ) for threshold voltage shift (ΔVT) and increase in noise (ΔSVG) in Si and SiGe suggests identical 
degradation mechanisms. 
 
Index Terms— Gate leakage, p-MOSFET, negative bias temperature instability (NBTI), SiGe, Tight-Binding. 
I. INTRODUCTION 
s the conventional CMOS scaling approaches its limit, interest in alternate high performance material is intensifying. One of 
the approaches to overcome the limits of device scaling is to increase the performance by integrating new channel material 
on Si substrate, while maintaining the compatibility with CMOS technology. Silicon-Germanium (SiGe) possesses several 
attractive properties which make it the natural contender for extending the performance of Si [1]-[5]. Selective, epitaxially 
strained SiGe is an attractive channel material due to its high hole mobility and compatibility with conventional CMOS processes 
[1]. However, placement of high-κ directly on top of SiGe will require low defect density in order to maintain low gate leakage 
(JG) and better device reliability. Mechanisms leading to a low JG have been identified [3]. However, it is equally important to 
understand the mechanisms of reliability degradation in these devices [4], [5].   
In this letter, we studied the performance, NBTI and flicker noise (1/f) in SiGe channel p-MOSFETs and compared it with Si 
devices. Apart from the improvement in the performance, it is also demonstrated that ΔVT, input referred noise magnitude (SVG) 
and ΔSVG is lower in SiGe compared to Si. However, both SiGe and Si show identical oxide field (Eox) acceleration factor (Γ) 
for ΔVT and ΔSVG, which demonstrates similar degradation mechanisms. Lower ΔVT in SiGe is attributed to the increase in the 
hole-oxide barrier height (φ), which reduces the hole tunneling probability. Lower JG supports lower NBTI degradation in SiGe 
compared to Si.    
II. DEVICE AND MEASUREMENT DETAILS 
Experiments were performed on epitaxial 30nm thick SiGe (~20%Ge) grown on (001) Si surface with <110> channel 
orientation, and with and without Si cap p-MOSFETs [3]. The substrate doping is ~1018cm-3. The surface was cleaned with HF 
chemistry, which was immediately followed by a ~3nm thick HfSiO deposition. The gate dielectric was grown by atomic layer 
deposition. Subsequent processing includes a conventional gate-first metal gate (MG) process with 950oC source/drain annealing 
for 10s.   Gate material used here is 700nm thick TaN with metal gate work-function (Φm) of ~4.6eV. A Si cap of 3nm thickness 
was used. 
NBTI stress was done for 1000s at 125oC at different Eox. ΔVT was measured using a conventional on-the-fly (OTF) IDLIN 
technique [7]. Channel length and width are 1µm and 10µm respectively, for NBTI and 1/f measurements.  
III. RESULTS AND DISCUSSION  
Figure 1(a) shows the measured µh as a function of inversion layer hole density (NS) for Si, SiGe and Si/SiGe p-MOSFETs 
along with the universal hole mobility.  SiGe shows ~1.5X improvement in µh over Si which gets better with Si-cap (~2X) due to 
the better oxide-semiconductor interface quality. A similar improvement in the drain current (ID) and the transconductance (gm) 
is also observed (Fig.1 (b)). It is important to note that in spite of poor interfacial quality between SiGe and gate dielectric [3], a 
good amount of improvement in the performance is observed in the SiGe devices. Tight-Binding (TB) [11], [12] simulations 
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 demonstrate ~2.8X reduction in hole transport mass (m*h<110>) and a ~36meV strain field splitting of heavy hole (HH) and light 
hole (LH) in biaxially strained SiGe (Table 1). Using these m*h, the theoretical estimation of the phonon limited µh enhancement 
[6] (   ) is ~3.4X (only HH contribution is taken due to the large HH and LH band splitting), where mDOS and 
mC are the DOS and conductivity hole mass respectively, for Si and SiGe. A further reduction in µh is expected due to interface 
scattering (i.e due to NIT or/and the surface roughness scattering (SRS) [17]) which is not taken into account in [6]. Hence, 
interface scattering limits the improvement of SiGe over Si to only 1.5X as observed experimentally. Thus, in spite of poor 
interface at SiGe/high-k as reported in the literature, performance (ID, gm and µh) improves considerably in biaxial compressive 
strained SiGe p-MOSFETs compared to Si. Si-cap further enhances performance due to the suppression of interface scattering.  
NBTI study was performed on Si, SiGe and Si/SiGe pMOSFETs. It is now well known that NBTI is oxide field driven (Eox) 
and by stress bias (VG) [8], [9], [10]. For comparison of NBTI degradation in these devices, effective gate oxide field was 
estimated from capacitance-voltage (C-V) measurements (Fig.1 (c)). Eox determination was done using a 1D self-consistent 
Schrodinger-Poisson based C-V simulation. The effective hole mass (m*h) and valence band splitting (ΔEv) for SiGe devices 
used for the C-V simulation are obtained from an atomistic 20 band sp3d5s* Tight-Binding based Virtual Crystal Approximation 
(TB-VCA) model [11], [12]. The m*h and ΔEv used for the CV simulations are reported in Table 1. After matching the 
experimental C-V (Fig.1 (c)), inversion (Qinv) and depletion (Qdep) charge were determined from the self-consistent calculation, 
which in turn estimates Eox ~ (Qdep+Qinv/3)/εsi. We clearly see that C-V of conventional Si device is shifted towards the left by a 
value ~36mV. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 1. (a) Hole mobility (b) Id-Vg and gm and (c) the capacitance voltage (C-V) for Si, SiGe and Si/SiGe (below). 
 
Table 1: Effective hole masses and valence band splitting 
 
Material Bands m
*
h/mo m
*
DOS/mo §ΔEv (eV) 
Si HH 0.276 0.653 0 
Si LH 0.214 0.24 0 
Si80Ge20 HH 0.248 0.211 0.168 
Si80Ge20 LH 0.227 0.215 0.132 
 
§
These band offsets are w.r.t the unstrained bulk Si VB value of 0eV 
 
Figure 2(a) shows ΔVT as a function of stress time for Si and SiGe devices for different VG stress at constant temperature. 
Irrespective of the channel material, ΔVT follows power law time dependence with power law time exponent (n) ~0.155 - 0.16 
(matching that of the reaction-diffusion (R-D) model) for different VG stress values [9], [10], [13]. It is to be noted that extracted 
n is independent of stress VG, which suggests absence of bulk trap generation [16] in the range of stress bias used for this study. 
Figure 2(b) shows the Eox dependence of ΔVT for all the devices. The EOX dependent slope ( ) remains the same, irrespective of 
the channel material. However, a ~4X reduction in ΔVT is observed for SiGe compared to Si. NBTI involves defect creation by 
the dissociation of Si-H bonds and subsequent transport of H [9], [13]. The difference in interface defect (ΔNIT) between SiGe 
and Si is mainly expected to arise from the difference in Si-H bond dissociation rate (kF) since the diffusion medium (oxide) is 
the same. The NBTI degradation rate can be approximated as,  [13], where N0= Si-H bond number, NS = 
 (a)  (b) 
 (c) 
 inversion hole density and PT ( ) is the field independent prefactor for hole tunneling probability, = hole 
effective mass in oxide and φ = hole barrier height. Since NS (obtained from C-V) is found to be constant at a given Eox for all 
channel materials, ΔVT depends only on N0 and PT. The gate leakage current (JG) is a direct indicator of PT. JG reduces by ~4X in 
SiGe compared to Si (Fig.3) which is attributed to two factors (a) increase in φ (0.156eV increase) and (b) reduction in hole 
tunneling mass m*<001> (1.12X reduction). Factor (a) has a stronger effect (exponential dependence) which suggests that reduction 
in PT due to the increase in φ is the dominant factor in the reduction of ΔVT. However, due to the direct placement of high-k on 
SiGe, N0 is expected to increase (higher NIT) and hence increase ΔVT. But reduction in PT compensates for the increase in N0 for 
the devices used in this study. The presence of Si-cap further improves ΔVT by ~1.1X compared to SiGe, indicating a better 
interface quality. Hence, SiGe intrinsically improves NBTI, which can be verified by the reduction in JG by approximately the 
same amount. 
 
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 2. (a) ΔVT as function of stress time for Si and SiGe. (b) Eox dependence of ΔVT for Si, SiGe and Si/SiGe at constant 
temperature and stress time=1000s.  
 
 
Robustness of SiGe MOSFETs for analog applications is tested using 1/f noise and impact of NBT stress on SVG.  Fig. 4(a) 
shows frequency dependence of SVG at fixed (VG-VT) for all the 3 devices. SiGe and Si/SiGe show a reduction of ~4X and ~10X, 
respectively in 1/f noise w.r.t Si at a fixed Nh (~VG-VT). From [14], ,   is the attenuation constant of the 
wave function of the carrier in the oxide,  is the apparent oxide trap density and  is the quasi-Fermi level. First reason for 
SVG reduction in SiGe is the increase in   ( ) [14] due to the increase in . Second reason is due to the reduction 
in . Contribution to SVG from (which is dominant near the ) gets reduced due to larger separation of the valence band 
edge from  in SiGe devices. Additionally higher gm for SiGe and Si/SiGe further reduces 1/f noise (since SVG ~ 1/gm
2). Si-cap 
in Si/SiGe suppresses the direct tunneling, which can further reduce the 1/f noise [15]. Fig. 4(b) shows ΔSVG as a function of 
stress Eox after NBT stress of 1000s at 125oC. ΔSVG shows a ~4X reduction in SiGe w.r.t Si reflecting resilient 1/f noise behavior 
in SiGe. SiGe and Si devices show identical Eox acceleration factor for ΔSVG, which demonstrate similar degradation 
mechanism, also corroborated from NBTI study (Fig. 3-b). Thus, 1/f noise can be reduced by optimizing SiGe layer such that the 
increase in NIT is compensated. 
 
Figure 3. Gate leakage current  density (JG) as a function of Eox for Si, SiGe and Si/SiGe . 
 (a) 
 (b)  (a) 
  
Figure 4. (a) SVG as a function of frequency under constant inversion hole density (Nh = Cox*[Vg-VT]). SVG reduces by ~4X and 
~10X in SiGe and Si/SiGe respectively compared to Si. (b) ΔSVG as function of stress Eox measured at constant |VG-VT|. Similar 
slopes suggest similar kind of degradation mechanisms for SiGe and Si.  
 
 
 
 
 
 
IV. CONCLUSION 
We have shown that biaxially strained SiGe channel shows improvement in performance due to the reduction in the hole 
transport mass and valance band splitting. There is a significant reduction in ΔVT (NBTI), JG, SVG (1/f) and ΔSVG for SiGe 
compared to Si. Si-cap on SiGe further improves performance and reliability, but at an added process complexity. Therefore, in 
spite of high NIT as reported in the literature, intrinsic properties of SiGe (obtained from TB simulations) not only improve the 
performance but also enhance the device reliability. By proper device and process optimization [2, 3], SiGe alone can qualify as 
a promising channel material for future CMOS technology. 
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